Text preview for : compal_la-b231p_r1.0_schematics.pdf part of acer compal la-b231p r1.0 schematics acer Notebook Ноутбук Acer Aspire E5-521 compal_la-b231p_r1.0_schematics.pdf



Back to : compal_la-b231p_r1.0_sche | Home

A B C D E




1 1




Compal Confidential
2 2




Z5WAE Schematics Document
AMD "Beema" Platform
AMD 25W APU With Puma+ Core and 25W DGPU with Jet

3 LA-B231P REV: 1.0 3




2014-03-27




4 4




Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
COVER PAGE
Size
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B231P
Date: Thursday, March 27, 2014 Sheet 1 of 45
A B C D E
A B C D E




Compal Confidential
Model Name : Z5WAE
1 1

GFX*4
DGPU
JET With DDR3*4
Reserve OPAL With DDR3*8 204pin DDRIII-SO-DIMM X2
Display Port
AMD Memory BUS(DDR3) Single Channel

1.5V DDRIII 1600MHz
BANK 0, 1, 2
Port 1 Port 0
HDMI Conn. eDP Conn. Beema USB2.0


Port 0,1 Port 2 Port 3 Port 5
VGA DAC
Sub/B WLAN USB Touch
2
2.0 Conn. BT Combo Camera Screen 2



AMD FT3b APU USB3.0
CRT Conn.
Puma+ Core Port 0

PCIE MB Port 8
BGA 769-balls
3.0 Conn.
GPP2 GPP1
HD Audio(AZ)
LAN+Card Reader
MINI Card
RTL8411B
(WLAN/BT)
SATA III

3
Port 0 Port 1 3


SPI LPC Audio
HDD/ Colay HDD Cable ODD ALC283-CG
Transformer Card Reader
Conn. Conn.
RJ45 Conn. BIOS (8M)
ENE
Share ROM
KBC9022 Discrete TPM
Sub-borad

Digital MIC Int. MIC Int. Speaker Combo Jacks
Power/B
Int.KBD Touch Pad Conn.
4 4



USB/B Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
BLOCK DIAGRAMS
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B231P
Date: Thursday, March 27, 2014 Sheet 2 of 45
A B C D E
5 4 3 2 1




RAM DDRIII SODIMMX2

+1.5V VDD_MEM 8A
AMD APU FT3 Kabini (25W)

+0.75VS VTT_MEM 2A
D D


B+ +APU_CORE +0.5~+1.4V VDDCR_CPU @ 21A(EDC)
AC ADAPTOR VIN PU201
19V 65W CHARGER PU901
BQ24725ARGRR ISL6277HRTZ-T
+APU_CORE_NB
+0.7~1.325V VDDCR_NB @ 17A(EDC)

BATT+
+1.5V
+1.5V VDDIO_MEM_S @ 3A
BATTERY PU501
RT8207MZQW +0.75VS +1.5VS
Q20 +1.5VS VDDIO_AZ_ALW @ 0.1A
LP2301ALT1G
CRT / HDMI
VDD_095_USB3_Dual @ 1A
+5VS +0.95VALW
C +5VS_DISP VDD_095_ALW @ 0.5A C



+0.95VALW +0.95VS VDD_095 @ 5A
PU1 +0.95VS
HDD x1 SY8208DQNC U3 VDD_095_GFX @ 0.6A
ODD x1 TPS22966DPUR

+5VS_HDD @ 1.1A
+5VS
+1.8VS VDD_18 @ 1.5A
+5VS_ODD @ 2A +1.8VS
PU601 +1.8VALW
SY8033BDBC
Audio +1.8VALW VDD_18_ALW @ 0.5A
ALC259-VC2-CG +5VS
+5VDDA_CODEC
+5VS_PVDD +3VS +3VALW
PU401 +3VALW VDD_33_ALW @ 0.2A
+3VDD_CODEC +1.5VS SY8208BQNC
+IOVDD_CODEC
+3VS
+3VS VDD_33 @ 0.2A
B EC U2 B
FAN TPS22966DPUR +5VS
+3VLP +1.5V_RTC VDDBT_RTC_G @ 4.5uA
+VCC_FAN +5VS +EC_VCC
+3VALW
PU402 U1895 U74
SY8208BQNC TPS22966DPUR AP2821
USB2.0 x2 LCD panel +RTCBATT
USB3.0 x1 14" +RTC_APU
B+ PU101 RTC
+USB3_VCCA +5VALW +INVPWR_B+ +0.95VSDGPU +1.8VSDGPU +3VSDGPU NCP698SQ15T1G
+LCDVDD @ 1.4A Bettary
+3VS
PU101 +1.5VSDGPU
TPS51212
LAN/CR Combo
RTL8411-CG HD Camera
VGA JET
+3V_LAN @ 1A +3VALW +3VS_CMOS +3VS PU1201 +VGA_CORE
A ISL6288 A




Mini Card (WLAN) Touch Screen
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title

+3VS_WLAN @ 2A
+3VS +5VS_TS POWER MAP
+5VS THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
+1.5VS +1.5VS AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D Size Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B231P
Date: Thursday, March 27, 2014 Sheet 3 of 45
5 4 3 2 1
A B C D E



Board ID / SKU ID Table for AD channel
Voltage Rails
BOARD ID Table
Power Plane Description S0 S3 S5
Board ID PCB Revision
VIN Adapter power supply (19V) ON ON ON
0 EVT
B+ AC or battery power rail for power circuit. ON ON ON
1 DVT
+APU_CORE Core voltage for APU ON OFF OFF
2 PVT
1
+APU_CORE_NB Voltage for On-die VGA of APU ON OFF OFF 1
3
+0.95VALW 0.95V always on power rail ON ON ON
4
+0.95VS 0.95V switched power rail ON OFF OFF
5
+1.8VALW 1.8V always on power rail ON ON ON
6
+1.8VS 1.8V switched power rail ON OFF OFF
7
+1.5V 1.5V power rail for APU and DDR ON ON OFF
+1.5VS 1.5V switched power rail ON OFF OFF
+0.75VS 0.75V switched power rail for DDR terminator ON OFF OFF
+3VALW 3.3V always on power rail ON ON ON
+3VS 3.3V switched power rail ON OFF OFF
+5VALW 5V always on power rail ON ON ON
+5VS 5V switched power rail ON OFF OFF
+RTC_APU RTC power ON OFF OFF
+3VSDGPU VGA power ON OFF OFF
+1.8VSDGPU VGA power ON OFF OFF
+1.5VSDGPU VGA power ON OFF OFF

2
+0.95VSDGPU VGA power ON OFF OFF 2

+VGA_CORE VGA power ON OFF OFF




BOM Structure Table
SMBus List SIGNAL
BOM Structure BTO Item STATE SLP_S3# SLP_S5# +VALW +V +VS Clock
EC SMBus Port1 (+3VALW) EC SMBus Port2 (+3VS) @ Unpop
Full ON HIGH HIGH ON ON ON ON
CONN@ Connector part control by ME
Device Address HEX Device Address HEX
EMI@ EMI pop component S1(Power On Suspend) HIGH HIGH ON ON ON LOW
Smart Battery 0001 011X b 16H SB-TSI (APU) 1001 100X b 98H @EMI@ EMI unpop component
S3 (Suspend to RAM) HIGH HIGH ON ON OFF OFF
ESD@ ESD pop component
VGA Temp. 41H
@ESD@ ESD unpop component S4 (Suspend to Disk) LOW HIGH ON OFF OFF OFF
AL@ Auto Load EC ROM
S5 (Soft OFF) LOW LOW ON OFF OFF OFF
RS@ R-short
JP@ Jump
Test point
APU POWER SEQUENCE
3
APU SMBus Port0 (+3VS) APU SMBus Port1(+3VALW) TP@ 3

SP@ Short pad for clear CMOS
Device Address HEX Device Address HEX 1DMIC@ Use 1 DMIC
G-A +RTC
2DMIC@ Use 2 DMIC
DDR DIMM1 1010 000Xb A0H EC_ON
45@ HDMI royalty
G-B +3VALW/+5VALW
DDR DIMM2 1010 001Xb A2H 9012@ Use KBC9012
9022@ Use KBC9022
Mini Card (DNI) +1.8VALW
A6@ Use A6 APU
+0.95VALW
E1@ Use E1 APU
SYSON
BL@ Keyboard backlight
ZZZ ZZZ UAPU1 A6@ UAPU1 E1@ G-C +1.5V
TPM@ Use discrete TPM module
SUSP#
X7681@
TPUSB@ Use USB to I2C IC for T/P
G-D +3VS
TPSM@ Use APU SMBus for T/P
PCB X76550BOL81 APU APU +1.8VS
Part Number = DA60014I000 HYN 128M16*4 Part Number = SA00007R900 Part Number = SA00007RC00
VGA@ Have discrete graphic
PCB 157 LA-B231P REV0 M/B 2 S IC A6-6310 AM6310ITJ44JB 1.8G BGA 769P S IC E1-6010 EM6010IUJ23JB 1.35G BGA769P +1.5VS
ZZZ
MARS@ Use Opal
ZZZ UAPU1 A4@ UAPU1 E2@ +0.95VS
JET@ Use Jet
X7682@ VR_ON
4 128@ Dual channel VRAM,pop with MARS@ 4
G-E +APU_CORE
X76550BOL82 X76@ VRAM type select,control by X76XX@
HDMI_ROYALTY MIC 128M16*4 APU APU +APU_CORE_NB
ROYALTY HDMI W/LOGO+HDCP Part Number = SA00007RA00 Part Number = SA00007RB00
X76XX@ VRAM type select, control level X76
RO0000003HM ZZZ S IC A4-6210 AM6210ITJ44JB 1.8G BGA 769P S IC E2-6110 EM6110ITJ44JB 1.5G BGA 769P
45@
U44 9022@ U75 JET@ re check
X7683@
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2014/03/27 Deciphered Date 2016/03/27 Title
X76550BOL83 NOTES LIST
SAM 128M16*4 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
EC VGA Size
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Document Number Rev
Part Number = SA000075S20 Part Number = SA000079010 B 1.0
S IC KB9022QC LQFP 128P EC CONTROLLER, A.3 S IC 216-0856000 A0 JET XT M2 FCBGA ABO!,
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Z5WAE LA-B231P
Date: Thursday, March 27, 2014 Sheet 4 of 45
A B C D E
5 4 3 2 1



@
UAPU1A
<10,11> DDRAB_SMA[15..0] DDRAB_SDQ[63..0] <10,11>
MEMORY
DDRAB_SMA0 AG38 M_ADD0 M_DATA0 B30 DDRAB_SDQ0
DDRAB_SMA1 W35 M_ADD1 M_DATA1
A32 DDRAB_SDQ1
DDRAB_SMA2 W38 M_ADD2 M_DATA2 B35 DDRAB_SDQ2
DDRAB_SMA3 W34 M_ADD3 M_DATA3
A36 DDRAB_SDQ3 @
DDRAB_SMA4 U38 B29 DDRAB_SDQ4 UAPU1B
M_ADD4 M_DATA4
DDRAB_SMA5 U37 M_ADD5 M_DATA5 A30 DDRAB_SDQ5 PCIE
DDRAB_SMA6 U34 A34 DDRAB_SDQ6
D M_ADD6 M_DATA6 D
DDRAB_SMA7 R35 M_ADD7 M_DATA7 B34 DDRAB_SDQ7
DDRAB_SMA8 R38 R10 L2
M_ADD8 P_GPP_RXP0 P_GPP_TXP0
DDRAB_SMA9 N38 B37 DDRAB_SDQ8 R8 L1
M_ADD9 M_DATA8 P_GPP_RXN0 P_GPP_TXN0
DDRAB_SMA10 AG34 M_ADD10 M_DATA9 A38 DDRAB_SDQ9
DDRAB_SMA11 R34 M_ADD11 M_DATA10
D40 DDRAB_SDQ10 R5
P_GPP_RXP1 P_GPP_TXP1
K2 PCIE_ATX_DRX_P1 C19 1 2 .1U_0402_16V7K
<23> PCIE_ARX_DTX_P1 PCIE_ATX_C_DRX_P1 <23>
DDRAB_SMA12 N37 M_ADD12 M_DATA11 D41 DDRAB_SDQ11 R4 P_GPP_RXN1 LAN P_GPP_TXN1 K1 PCIE_ATX_DRX_N1 C20 1 2 .1U_0402_16V7K
<23> PCIE_ARX_DTX_N1 PCIE_ATX_C_DRX_N1 <23>
DDRAB_SMA13 AN34 M_ADD13 M_DATA12
B36 DDRAB_SDQ12
DDRAB_SMA14 L38 M_ADD14 M_DATA13
A37 DDRAB_SDQ13 N5
P_GPP_RXP2
J2 PCIE_ATX_DRX_P2 C17 1 2 .1U_0402_16V7K
<26> PCIE_ARX_DTX_P2 P_GPP_TXP2 PCIE_ATX_C_DRX_P2 <26>
DDRAB_SMA15 L35 M_ADD15 M_DATA14 B41 DDRAB_SDQ14 N4 P_GPP_RXN2 WLAN J1 PCIE_ATX_DRX_N2 C18 1 2 .1U_0402_16V7K
C40 <26> PCIE_ARX_DTX_N2 P_GPP_TXN2 PCIE_ATX_C_DRX_N2 <26>
M_DATA15 DDRAB_SDQ15
AJ38 M_BANK0 N10 P_GPP_RXP3 P_GPP_TXP3 H2
<10,11> DDRAB_SBS0# AG35 F40 +0.95VS_APU_GFX N8 H1 +0.95VS_APU_GFX
M_BANK1 M_DATA16 DDRAB_SDQ16 P_GPP_RXN3 P_GPP_TXN3
<10,11> DDRAB_SBS1# N34 F41
M_BANK2 M_DATA17 DDRAB_SDQ17
<10,11> DDRAB_SBS2#
M_DATA18 K40 DDRAB_SDQ18 1 2 P_TX_ZVDD_095 W8 P_TX_ZVDD_095 W7 P_RX_ZVDD_095 2 1
<10,11> DDRAB_SDM[7..0] B32 K41 P_RX_ZVDD_095
DDRAB_SDM0 M_DM0 M_DATA19 DDRAB_SDQ19 R404 R73
DDRAB_SDM1 B38 M_DM1 M_DATA20 E40 DDRAB_SDQ20 1.69K_0402_1% 1K_0402_1%
DDRAB_SDM2 G40 E41 DDRAB_SDQ21
M_DM2 M_DATA21
DDRAB_SDM3 N41 J40 DDRAB_SDQ22 PEG_GTX_C_ARX_P0 L5 G2 PEG_ATX_GRX_P0
M_DM3 M_DATA22 P_GFX_RXP0 P_GFX_TXP0
DDRAB_SDM4 AG40 M_DM4 M_DATA23 J41 DDRAB_SDQ23 PEG_GTX_C_ARX_N0 L4 P_GFX_RXN0 P_GFX_TXN0 G1 PEG_ATX_GRX_N0
DDRAB_SDM5 AN41
M_DM5
DDRAB_SDM6 AY40 M_DM6 M_DATA24 M41 DDRAB_SDQ24 PEG_GTX_C_ARX_P1 J5 P_GFX_RXP1 P_GFX_TXP1 F2 PEG_ATX_GRX_P1
DDRAB_SDM7 AY34 N40 DDRAB_SDQ25 PEG_GTX_C_ARX_N1 J4 F1 PEG_ATX_GRX_N1
M_DM7 M_DATA25 P_GFX_RXN1 P_GFX_TXN1
Y40 T41 DDRAB_SDQ26
M_DM8 M_DATA26
M_DATA27 U40 DDRAB_SDQ27 PEG_GTX_C_ARX_P2 G5 P_GFX_RXP2 P_GFX_TXP2 E2 PEG_ATX_GRX_P2
C C
B33 L40 DDRAB_SDQ28 PEG_GTX_C_ARX_N2 G4 E1 PEG_ATX_GRX_N2
<10,11> DDRAB_SDQS0 M_DQS_H0 M_DATA28 P_GFX_RXN2 P_GFX_TXN2
A33 M_DQS_L0 M_DATA29 M40 DDRAB_SDQ29
<10,11> DDRAB_SDQS0# B40 R40 D7 D2
M_DQS_H1 M_DATA30 DDRAB_SDQ30 PEG_GTX_C_ARX_P3 P_GFX_RXP3 P_GFX_TXP3 PEG_ATX_GRX_P3
<10,11> DDRAB_SDQS1 A40 T40 E7 D1
M_DQS_L1 M_DATA31 DDRAB_SDQ31 PEG_GTX_C_ARX_N3 P_GFX_RXN3 P_GFX_TXN3 PEG_ATX_GRX_N3
<10,11> DDRAB_SDQS1#
H41 M_DQS_H2
<10,11> DDRAB_SDQS2 H40 AF40
M_DQS_L2 M_DATA32 DDRAB_SDQ32
<10,11> DDRAB_SDQS2#
P41 M_DQS_H3 M_DATA33 AF41 DDRAB_SDQ33
<10,11> DDRAB_SDQS3 P40 AK40 <12> PEG_GTX_C_ARX_P[0..3] PEG_ATX_GRX_P[0..3] <12>
M_DQS_L3 M_DATA34 DDRAB_SDQ34
<10,11> DDRAB_SDQS3# AH41 AK41 <12> PEG_GTX_C_ARX_N[0..3] PEG_ATX_GRX_N[0..3] <12>
M_DQS_H4 M_DATA35 DDRAB_SDQ35 FT3_BGA_769P-T_A39
<10,11> DDRAB_SDQS4
AH40 M_DQS_L4 M_DATA36 AE40 DDRAB_SDQ36 Part Number =
<10,11> DDRAB_SDQS4# AP41 AE41
M_DQS_H5 M_DATA37 DDRAB_SDQ37
<10,11> DDRAB_SDQS5
AP40 M_DQS_L5 M_DATA38 AJ40 DDRAB_SDQ38
<10,11> DDRAB_SDQS5# BA40 AJ41
M_DQS_H6 M_DATA39 DDRAB_SDQ39
<10,11> DDRAB_SDQS6 AY41
<10,11> DDRAB_SDQS6# M_DQS_L6
AY33 M_DQS_H7 M_DATA40 AM41 DDRAB_SDQ40
<10,11> DDRAB_SDQS7 BA34 AN40 DDRAB_SDQ41
<10,11> DDRAB_SDQS7# M_DQS_L7 M_DATA41
AA40 M_DQS_H8 M_DATA42 AT41 DDRAB_SDQ42
Y41 AU40 DDRAB_SDQ43
M_DQS_L8 M_DATA43
AL40 DDRAB_SDQ44
M_DATA44
AC35 M_CLK_H0 M_DATA45 AM40 DDRAB_SDQ45
<10> DDRA_CLK0 AC34 AR40 DDRAB_SDQ46
<10> DDRA_CLK0# M_CLK_L0 M_DATA46
AA34 M_CLK_H1 M_DATA47 AT40 DDRAB_SDQ47
<10> DDRA_CLK1 AA32
<10> DDRA_CLK1# M_CLK_L1
B AE38 AV41 DDRAB_SDQ48 B
<11> DDRB_CLK0 M_CLK_H2 M_DATA48
AE37 M_CLK_L2 M_DATA49 AW40 DDRAB_SDQ49
<11> DDRB_CLK0# AA37 BA38 DDRAB_SDQ50
<11> DDRB_CLK1 M_CLK_H3 M_DATA50
AA38 M_CLK_L3 M_DATA51 AY37 DDRAB_SDQ51
<11> DDRB_CLK1# AU41 DDRAB_SDQ52
<10,11> MEM_MAB_RST#
G38
AE34
M_RESET_L
M_DATA52
M_DATA53
AV40 DDRAB_SDQ53
AY39 DDRAB_SDQ54
MEMORY VREF
<10,11> MEM_MAB_EVENT# M_EVENT_L M_DATA54
AY38 DDRAB_SDQ55
M_DATA55 +1.5V +MEM_VREF
L34 M0_CKE0
<10> DDRA_CKE0 J38 BA36
M0_CKE1 M_DATA56 DDRAB_SDQ56 RP2
<10> DDRA_CKE1 J37 AY35 1 8
M1_CKE0 M_DATA57 DDRAB_SDQ57
<11> DDRB_CKE0
J34 M1_CKE1 M_DATA58 BA32 DDRAB_SDQ58 2 7
<11> DDRB_CKE1 AY31 3 6